View MM912IP812AMAF_4838803.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

document number: mm912_p812 rev. 1.0, 05/2012 freescale semiconductor advance information ? freescale semiconductor, in c., 2012. all rights reserved. *this document contains certain info rmation on a product under development. freescale reserves the right to change or discontinue this product without notice s12p mcu and multifunctional ignition and injector driver system in package (sip) the mm912xp812 is an engine control ic combining an mcu (s12p) and analog control die (mc33812) intended for motorcycle and other single/dual cylinders small engine control applications. the mcu s12p has 6 kb ram, and flash memory size of 96 kb or 128 kb. the s12p family uses ma ny of the same features found on the s12xs family, including error correction code (ecc) on flash memory, a separate data-flash module for diagnostic or data storage, a fast analog-to-digital converter (atd), and a frequency modulated phase locked loop (ipll) that improves the electromagnetic compatibility (emc) performance. the analog control ic consists of th ree integrated low side drivers, one pre-driver, a +5.0 v, voltage pre-regulator, an mcu watchdog circuit, an iso 9141 k-line interface, and a parallel interface for mcu communication. the three lo w side drivers are provided for driving a fuel injector, a lamp or led, and a relay or another injector or fuel pump. the pre-driver is in tended to drive either an insulated gate bipolar transistor (igbt) or a bipolar darlington transistor to control an ignition coil. features: ? designed to operate over the range of ~4.7 v vpwr 36 v ? relay/injector/fuel pump driver ?current limit?4.0 a typical ? lamp driver?current limit?1.5 a typical ? all external outputs protected agains t short to battery and over-current ? vcc voltage pre-regulator provides +5.0 v power for the mcu ? mcu watchdog timer circuit with parallel refresh/time setting line ? iso-9141 k-line transceiver for communicating diagnostic messages ? all signal lines are accessible ? also available with mc9s12 xep100 mcu for calibration ? for detailed specifications see data sheets for the mc33812 and mc9s12pxxx ? provides single package ecu for minimum pc board area figure 1. mm912_p812 simp lified application diagram small engine control s i p 912_p812 98asa00371d 100 pin lqfp-ep notes 1. surge voltage protection recommended on vpwr 2. not all connections on mcu shown 912_p812 vccref vdd vccsens reset reset wdrfsh lampout dgnd pgnd pad9 pm0/rxcan injout wd_inh ignoutl iso9141 i/o injin i/o injflt i/o ignin i/o ignflt i/o extal vpwr lampin i/o rin i/o 5.0 v relflt i/o mrx rxd mtx txd xtal vss v bat tm_en, test2 mosi sck ss miso irq pm1/txcan pad3 pad4 pad5 pad6 pad7 pad0 pad1 pad2 iso9141 ignouth ignsup v pwr ignfb rout v bat v bat v bat v bat injector relay or other load test1
analog integrated circuit device data 2 freescale semiconductor mm912_p812 orderable parts orderable parts this section describes the part numbers available to be purch ased along with their differences. valid orderable part numbers are provided on the web. to determine the orderable part numbers for this device, go to http://www.freescale.com and perform a part number search for the following device numbers. figure 2. mm912_p812 detailed application diagram table 1. orderable part variations part number (3) processor core flash memory ram temperature (t a ) package MM912IP812AMAF s12p 96 k 6.0 k -40 to 125 c 100 pin lqfp mm912jp812amaf 128 k notes 3. to order parts in tape & reel, add the r2 suffix to the part number. table 2. calibration tools part number processor core contact pm912ne812amaf s12xep100 contact sales mrx 33812 v bat lampout reset rout relay or mil v bat reset vdd mtx injin vccsens dgnd +5.0 v ignin ignouth iso9141 iso9141 ignfb vccref injout injector v bat v bat *pt2 rxd txd pgnd1,2 wd_inh tm_en, test2 *pt0 *pt4 wdrfsh injflt ignflt *pe6 *pa1 lampin rin pt1 pb3 v bat ignsup pnp ignoutl other load v pwr notes: *pa5 relflt +5.0 v vpwr recommended on vpwr s12p ep pad0 pad1 pad2 pad3 pad4 pad5 pad6 pad7 extal xtal vss pad9 2) not all connections on mcu 1)surge voltage protection shown mosi ss sck miso irq pm1/txcan pm0/rxcan * i/o pins indicated are examples only and not necessarily recommendations mm912_p812
analog integrated circuit device data freescale semiconductor 3 mm912_p812 part identification part identification this section provides an explanation of the part numbers and their alpha numeric breakdown. description part numbers for the chips have fields that identify the specific part configuration. you can use the values of these fields to determine the specific part you have received. format and examples part numbers for a given device have the following format, followed by a device example: table 3 - part numbering - analog embedded mcu + power : mm 9 cc fpxxx rtv ppp rr - pm912jp812amaf fields these tables list the possible values for each field in the part number (not all combinations are valid). table 3. part numbering - analog embedded mcu + power field description values mm product category mm = qualified device pm = prototype device 9 memory type 9 = flash, otp cc micro core 12 = hc12 f memory size i = 96 k j = 128 k p processor core p = s12p xxx analog core/target 812 = mc33812 r revision (default a) t temperature range m = -40 c to 125 c v variation (default blank) ppp package designator af = 100 pin lqfp-ep rr tape and reel indicator r2 = tape and reel 13?
analog integrated circuit device data 4 freescale semiconductor mm912_p812 internal block diagram internal block diagram figure 3. mc9s12p family block diagram 2k/4k/ 6k bytes ram reset extal xtal 4k bytes data flash bkgd vddr periodic interrupt clock monitor single-wire background test voltage regulator debug module atd interrupt module ptad sci ss sck ps3 ps0 ps1 ps2 mosi miso spi pts an[9:0] pad[9, 7:0] 12-bit 10-channel analog-digital converter 16-bit 8 channel timer tim asynchronous serial if 8-bit 6channel pulse width modulator pwm ptb pa1,pa6,pa5 pta xirq irq eclk pe4 pe3 pe2 pe7 pe6 pe5 pte 32k/64k/ 96k/128k bytes flash cpu12-v1 amplitude controlled low power pierce cop watchdog pll with frequency modulation option debug module 3 address breakpoints 1 data breakpoints 64 byte trace buffer reset generation and test entry rxd txd pj2 ptj (wake-up int) can pm3 pm0 pm1 pm2 ptm mscan 2.0b rxcan txcan pm4 pm5 synchronous serial if auton. periodic int. pj7 pj6 pt3 pt0 pt1 pt2 ptt pt7 pt4 pt5 pt6 pp3 pp0 pp1 pp2 ptp (wake-up int) pp7 pp4 pp5 pwm3 pwm0 pwm1 pwm2 pwm4 pwm5 ioc3 ioc0 ioc1 ioc2 ioc7 ioc4 ioc5 ioc6 vdda vssa vrh vrl eclkx2 vddx1/vssx1 vddx2/vssx2 pj0 pj1 3-5v io supply vss3 vsspll oscillator pb0,pb2-6 (pb1, 7 not included) (pa0, 2:4, 7 not included) (pad 8 not included) pe0 pe1
analog integrated circuit device data freescale semiconductor 5 mm912_p812 internal block diagram figure 4. 33812 simplifi ed internal block diagram v pwr , v cc oscillator injin vpwr ignin logic control gate control current limit temperature limit short protection open det. on injector + r s llimit vclamp ? relay and ~75a injout vccref band gap parallel control under-voltage por, over-voltage, v10.0 analog v2.5 logic bias rout vccsens + r s llimit vclamp ? gate control current limit temperature limit short protection iso9141 controller mrx mtx lampout v cc iso9141 lamp output ignition ignsup predriver ignfb gnd test3 test1 pgnd1 pgnd2 dgnd ignflt watchdog reset v cc injflt lampin wdrfsh rin v cc v cc ignouth short protection ignoutl injector output test2 wd_inh v cc relflt v cc (open drain) tm_en notes 4. pull-up and pull-down current sources are ~50 a, unless otherwise noted
analog integrated circuit device data 6 freescale semiconductor mm912_p812 pin connections pin connections figure 5. mm912_p812 pin connections ep gnd n.c. test3 test2 test1 wd_inh injout pgnd1 dgnd lampout pgnd2 rout tm_en wdrfsh mrx n.c. mtx n.c. n.c. n.c. n.c. n.c. n.c. n.c. n.c. n.c. ignoutl ignouth ignsup iso9141 vccsens vccref vpwr pm4 pm2 pm3 pm1 pm0 vssx1 vddx1 pp3 pt0 pt1 pt2 pt3 pj0 * pj1 * pt4 pt5 pt6 ignfb pt7 bkgd pb2 pb3 pb4 pb5 pe7 pe4 vssx2 vddx2 reset vddr vss3 vsspll extal xtal pe2 * pe0/xirq pe1/irq pa1 pa5 pb6 pa6 * pe6 pb0 reset injflt relflt ignflt rin lampin ignin injin * pad09 pad00 pad01 pad02 pad03 pad04 pad05 pad06 pad07 vdda vrh vrl vssa ps0/ rxd ps1/ txd test pm5/sck 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 transparent top view notes 5. pins denoted by an * are functionally diffe rent in calibration on the s12xep100 device . if using both devices with the same p c board, be aware of the differences. 6. ep, pgnd1, pgnd2, and dgnd, must all be connected to the ground plane. 7. compared to the s12p in the 80 pin qfp package, 21 pins are missing in the sip. these pins are: pp2, pp1, pp0, pb1, pb7, pe5, pj2, pe3, pa0, pa2, pa3, pa4, pa7, pad08, ps2, ps3, pj7, pj6, pp7, pp5, and pp4. /mosi /ss /miso
analog integrated circuit device data freescale semiconductor 7 mm912_p812 pin connections table 4. mm912_p 812 pin definitions analog or mcu pin pin name pin function formal name description and recommendations - 1 n.c. unused ------- unused pin, leave open - 2 n.c. unused ------- unused pin, leave open analog 3 mtx input iso9141 data input to mcu input logic level iso9141 data, from the mcu, to the iso9141 in/out pin connect to mcu sci txd output (pin 90) if using iso9141 circuit analog 4 mrx output iso9141 data output to mcu output logic level iso9141 data to the mcu from the iso9141 in/out pin connect to mcu sci rxd input (pin 89) if using iso9141 circuit analog 5 wdrfsh input watchdog refresh logic level input from mcu to refr esh the watchdog circuit to prevent reset connect to mcu i/o output (e.g. pt4 pin 48) analog 6 tm_en input test mode enable used by freescale test engineering, connect to ground - 7 n.c. unused ------- unused pin, leave open - 8 n.c. unused ------- unused pin, leave open analog 9 rout output relay driver output low side relay driver output driven by parallel input rin use esd capacitor where the signal goes off the pc board analog 10 pgnd2 ground power ground 2 ground for the relay driver output connect to ground - 11 n.c. unused ------- unused pin, leave open analog 12 lampout output warning lamp output low side driver output for mil (war ning lamp) driven by parallel input lampin. use an esd capacitor where the signal goes off the pc board - 13 n.c. unused ------- unused pin, leave open analog 14 dgnd ground supply ground used as ground for all low power signals. connect to ground - 15 n.c. unused ------- unused pin, leave open analog 16 pgnd1 ground power ground 1 ground for injout injector driver output. connect to ground analog 17 injout output injector driver output low side driver output for the injector driven by parallel input injin. use an esd capacitor where the signal goes off the pc board. - 18 n.c. unused ------- unused pin, leave open - 19 n.c. unused ------- unused pin, leave open - 20 n.c. unused ------- unused pin, leave open analog 21 wd_inh input watchdog inhibit normally tied to gnd, if tied high through a pull-up, it inhibits reset from occurring when a watchdog timeout occurs. normally connect to ground. analog 22 test1 input test 1 must be tied to gnd. connect to ground analog 23 test2 input test 2 must be tied to gnd. connect to ground analog 24 test3 input test 3 must leave open. leave open - 25 n.c. unused ------- unused pin, leave open analog 26 ignoutl output ignition output low low side output to drive the gate/base of the igbt/bipolar darlington the network used on this pin is det ermined by the user requirements. analog 27 ignouth output ignition output high high side output to drive the gate /base of igbt/bipolar darlington the network used on this pin is det ermined by the user requirements.
analog integrated circuit device data 8 freescale semiconductor mm912_p812 pin connections analog 28 ignsup input ignition output supply tie to +5.0 v for darlington, tie to the v pwr supply for the igbt output device analog 29 ignfb input feedback from source voltage feedback from the source of the ignition driver transistor through a 10:1 voltage divider. use a 10:1 voltage divider (36 k/4.02 k) analog 30 iso9141 input/ output iso9141 k-line bidirectional serial data signal the iso9141 pin is a v pwr level in/out signal connected to a external ecu tester, using iso9141 protocol . the output is open drain and the input is a ratiometric v pwr level threshold comparator. use an esd capacitor where the signal goes off the pc board. analog 31 vccsens input voltage sense from vcc feedback to the internal vcc regulator from a external pass transistor. must have the minimum of a 2.2 f capacitor analog 32 vccref output vcc reference base drive base drive voltage for an external pnp pass transistor analog 33 vpwr supply input main voltage supply input vpwr is the main voltage supply input for the device. it connected to a +12 volt battery (it should have reve rse battery protection and transient suppression.) it also needs a bypass capacitor to ground (100 nf or 0.1 f) mcu 34 pm4 i/o pm4/ mosi (spi) port m, i/o pin 4 is a general purpose input or output pin. it can be configured as the master output (during master mode) or slave input pin (during slave mode). mosi for the serial peripheral interface (spi). mcu 35 pm3 i/o pm3/ ss (spi) port m, i/o pin 3 is a general purpose input or output pin. it can be configured as the slave select output pin ss of the serial peripheral interface (spi) (during master mode) and chip select input (cs ) (during slave mode). mcu 36 pm2 i/o pm2/ miso (spi) port m, i/o pin 2 is a general purpose input or output pin. it can be configured as the master input (duri ng master mode) or slave output pin (during slave mode). miso for the serial peripheral interface (spi). mcu 37 pm1 i/o pm1/ txcan port m, i/o pin 1 is a general purpose input or output pin. it can be configured as the transmit pin txca n of the scalable controller area network controller (can). mcu 38 pm0 i/o pm0/ rxcan port m, i/o pin 0 is a general purpose input or output pin. it can be configured as the receive pin rxca n of the scalable controller area network controller (can). mcu 39 vssx1 ground vssx1 external ground for i/o drivers. bypass requirements depend on how heavily the mcu pins ar e loaded. all vssx pins are connected together internally. connect to ground mcu 40 vddx1 supply input vddx1 external power for i/o drivers. bypass requirements depend on how heavily the mcu pins are loaded. all vddx pins are connected together internally. connect to vcc and use a 100 nf bypass capacitor to ground. mcu 41 pp3 i/o pp3/kwp3/pwm3 port p, i/o pin 3 is a general pur pose input or output pin. it can be configured as a keypad wake-up inpu t. it can be configured as a pulse width modulator (pwm) output channel 3. mcu 42 pt0 i/o pt0/ioc0/pwm0 port t, i/o pin 0 is a general purpose input or output pin. it can be configured as a timer (tim) channel 0 or pulse width modulator (pwm) output channel 0. mcu 43 pt1 i/o pt1/ioc1 port t, i/o pin 1 is a general purpose input or output pin. it can be configured as a timer (tim) channel 1. mcu 44 pt2 i/o pt2/ioc2 port t, i/o pin 2 is a general purpose input or output pin. it can be configured as a timer (tim) channel 2. table 4. mm912_p 812 pin definitions analog or mcu pin pin name pin function formal name description and recommendations
analog integrated circuit device data freescale semiconductor 9 mm912_p812 pin connections mcu 45 pt3 i/o pt3/ioc3 port t, i/o pin 3 is a general purpose input or output pin. it can be configured as a timer (tim) channel 3. mcu 46 pj0 vddf (8) i/o supply (8) pj0/kwj0 vddf 3.3 v supply output (8) (s12xep100 only) port j, i/o pin 0 is a general purpose input or output pin. it can be configured as a keypad wake-up input. ( only on s12p, not on s12xep100) signals vddf/vss are the secondary outputs of vreg_3v3 that provide the power supply for the nv m logic. these signals are connected to device pins to allow external decoupling capacitors (220 nf, x7r ceramic). in shutdown mode an exter nal supply driving vddf/vss can replace the voltage regulator. on s12xep100. (8) mcu 47 pj1 vss1 (8) i/o ground (8) pj1/kwj1 vss1 (8) port j, i/o pin 1 is a general purpose input or output pin. it can be configured as a keypad wake-up input ( only on s12p, not on s12xep100) see previous description for vddf/vss. only on s12xep100 (8) mcu 48 pt4 i/o pt4/ioc4/pwm4 port t, i/o pin 4 is a general purpose input or output pin. it can be configured as a timer (tim) channel 4 or pulse width modulator (pwm) output 4. mcu 49 pt5 i/o pt5/ioc5/pwm5/ api_extclk port t, i/o pin 5 is a general purpose input or output pin. it can be configured as a timer (tim) channel 5, pulse width modulator (pwm) output 5, or as the output of the api_extclk. mcu 50 pt6 i/o pt6/ioc6 port t, i/o pin 6 is a general purpose input or output pin. it can be configured as a timer (tim) channel 6. mcu 51 pt7 i/o pt7/ioc7 port t, i/o pin 7 is a general purpose input or output pin. it can be configured as a timer (tim) channel 7. mcu 52 bkgd bdm bkgd/modc the bkgd/modc pin is used as a pseudo open-drain pin for the background debug communication. it is used as a mcu operating mode select pin during reset. the state of this pin is latched to the modc bit at the rising edge of reset . the bkgd pin has an in ternal pull-up device. mcu 53 pb0 i/o pb0 port b, i/o pin 0 is a general purpose input or output pin. mcu 54 pb2 i/o pb2 port b, i/o pin 2 is a general purpose input or output pin. mcu 55 pb3 i/o pb3 port b, i/o pin 3 is a general purpose input or output pin. mcu 56 pb4 i/o pb4 port b, i/o pin 4 is a general purpose input or output pin. mcu 57 pb5 i/o pb5 port b, i/o pin 5 is a general purpose input or output pin. mcu 58 pb6 i/o pb6 port b, i/o pin 6 is a general purpose input or output pin. mcu 59 pe7 i/o pe7/eclkx2 port e, i/o pin 7 is a general purpose i nput or output pin. an internal pull- up is enabled during reset. it can be configured to output eclkx2. mcu 60 pe6 i/o pe6 port e, i/o pin 6 is a general purpose input or output pin. mcu 61 pe4 i/o pe4/eclk port e, i/o pin 4 is a general pur pose input or output pin. it can be configured to drive the internal bus clock eclk. eclk can be used as a timing reference. the eclk output has a programmable prescaler. mcu 62 vssx2 ground vssx2 external ground for i/o drivers. bypass requirements depend on how heavily the mcu pins ar e loaded. all vssx pins are connected together internally. connect to ground mcu 63 vddx2 supply input vddx2 external power for i/o drivers. bypass requirements depend on how heavily the mcu pins are loaded. all vddx pins are connected together internally. connect to vcc and use a 100 nf bypass capacitor to ground table 4. mm912_p 812 pin definitions analog or mcu pin pin name pin function formal name description and recommendations
analog integrated circuit device data 10 freescale semiconductor mm912_p812 pin connections notes notes 8. s12xep100 signal noted for reuse of pc board for the calibration device. mcu 64 reset input reset external reset pin the reset pin is an active low bidirecti onal control signal. it acts as an input to initialize the mcu to a known start-up state, and an output when an internal mcu function causes a reset. the reset pin has an internal pull-up device. use external pul l-up (10 k and 100 pf capacitor to ground) connect to the 33812 reset pin 93. mcu 65 vddr supply input vddr power supply input to the internal voltage regulator. connect to vcc and use bypass capacitor, 100 nf to ground. mcu 66 vss3 ground vss3 core ground pin the voltage supply of nominally 1.8 v is derived from the internal voltage regulator. the return current path is through the vss3 pin. no static external loading of these pins is permitted. connect to ground mcu 67 vsspll ground vsspll pll ground pin provides operating voltage and ground for the phased-locked loop. this allows the supply voltage to the pll to be bypassed independently. internal power and ground are generated by the internal regulator. connect to ground mcu 68 extal clock input extal oscillator pin extal is the external clock pin. on reset all the device clocks are derived from the internal reference cl ock. connect to external crystal and 18 pf capacitor to ground mcu 69 xtal clock output xtal oscillator pin xtal is the crystal driv er pin. on reset all the device clocks are derived from the internal reference clock. xt al is the oscillator output. connect to external crystal and 18 pf capacitor to ground mcu 70 pe2 vddpll (9) i/o pll supply (9) pe2 output of 3.3 v regulator (9) port e, i/o pin 2 is a general purpose input or output pin. ( only on s12p, not on s12xep100) signals vddpll/vsspll are the sec ondary outputs of vreg_3v3 that provide the power supply for the pll and oscillator. these signals are connected to device pins to allo w external decoupling capacitors. (100 nf...220 nf, x7r ceramic). in shutdown mode, an external supply driving vddpll/vsspll can replace the voltage regulator. only on s12xep100 (9) mcu 71 irq i/o pe1/irq port e, i/o pin 1 is a general purpose input pin and the maskable interrupt request input that provides a means of applying asynchronous interrupt requests. this will wake-up the mcu from stop or wait mode. mcu 72 xirq i/o pe0/xirq port e, i/o pin 0 is a general purpose input pin and the non-maskable interrupt request input that provid es a means of applying asynchronous interrupt requests. this will wake-up the mcu from stop or wait mode. the xirq interrupt is level sensitiv e and active low. as xirq is level sensitive while this pin is low, the mcu will not enter stop mode. connect to 10k pull-up resistor to vcc. mcu 73 pa1 i/o pa1 port a, i/o pin 1 is a general purpose input or output pin. mcu 74 pa5 i/o pa5 port a, i/o pin 5 is a general purpose input or output pin. mcu 75 pa6 vdd (9) i/o supply (9) pa6 on s12p output of 3.3 v regulator (9) port a, i/o pin 6 is a general purpose input or output pin. ( only on s12p, not on s12xep100) signals vdd/vss2 are the primary outputs of vreg_3v3 that provide the power supply for the core logi c. these signals are connected to device pins to allow external decoupling capacitors (220 nf, x7r ceramic). in shutdown mode, an external supply driving vdd/vss2 can replace the voltage regulator. only on s12xep100 (9) notes 9. s12xep100 signal noted for reuse of pc board for the calibration device. table 4. mm912_p 812 pin definitions analog or mcu pin pin name pin function formal name description and recommendations
analog integrated circuit device data freescale semiconductor 11 mm912_p812 pin connections mcu 76 pad09 vss2 (10) a/d input ground (10) pad09 on s12p ground of 3.3 v regulator (10) pad09 is the general purpose input or output pin and analog input of the analog-to-digital converter, a/d use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. (only on s12p, not on s12xep100) see description of vdd ab ove. only on s12xep100 (9) mcu 77 pad00 a/d input pad00 pad00 is the general purpose input or output pin and analog input an0 of the analog-to-digital converter, a/ d. use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. mcu 78 pad01 a/d input pad01 pad01 is the general purpose input or output pin and analog input an1 of the analog-to-digital converter, a/ d. use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. mcu 79 pad02 a/d input pad02 pad02 is the general purpose input or output pin and analog input an2 of the analog-to-digital converter, a/ d. use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. mcu 80 pad03 a/d input pad03 pad03 is the general purpose input or output pin and analog input an3 of the analog-to-digital converter, a/ d. use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. mcu 81 pad04 a/d input pad04 pad04 is the general purpose input or output pin and analog input an4 of the analog-to-digital converter, a/ d. use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. mcu 82 pad05 a/d input pad05 pad05 is the general purpose input or output pin and analog input an5 of the analog-to-digital converter, a/ d. use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. mcu 83 pad06 a/d input pad06 pad06 is the general purpose input or output pin and analog input an6 of the analog-to-digital converter, a/ d. use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. mcu 84 pad07 a/d input pad07 pad07 is the general purpose input or output pin and analog input an7 of the analog-to-digital converter, a/ d. use voltage divider if necessary, and esd protection capacitor. use of low pass filter as necessary. mcu 85 vdda supply input vdda this is the power supply input pin for the analog-to-digital converter and the voltage regulator. connect to vcc and use a bypass capacitor, 100 nf to ground. mcu 86 vrh supply input vrh vrh and vrl are the reference voltage input pins for the analog-to- digital converter. connect to vcc a nd use a bypass capacitor, 100 nf to ground. mcu 87 vrl supply input vrl vrh and vrl are the reference voltage input pins for the analog-to- digital converter. connect to ground. mcu 88 vssa ground vssa this is the ground input pin for the analog-to-digital converter and the voltage regulator. connect to ground. mcu 89 ps0/rxd i/o ps0/ rxd (sci) port s, i/o pin 0 is a general pur pose input or output pin. it can be configured as the receive pin rxd of serial communication interface (sci). if used for iso9141 connect to pin 4, mrx. notes 10. s12xep100 signal noted for reuse of pc board for the calibration device. table 4. mm912_p 812 pin definitions analog or mcu pin pin name pin function formal name description and recommendations
analog integrated circuit device data 12 freescale semiconductor mm912_p812 pin connections calibration: note that pins 46,47,70,75, and 76 are differ ent between the s12p and the s12xep100 sips. for the s12p, these pins can be used as i/o: pin 46 = pj0, pin 47 = pj1, pin 70 = pe2, pin 75 = pa6, pin 76 = pad09 for the s12xep100, there must be: 100 nf, x7r ceramic capacitor between pin 46 and 47 220 nf, x7r ceramic capacitor between pin 67 and 70 220 nf, x7r ceramic capacitor between pin 75 and 76 in order to have the same pc board for both sips, it is necessa ry to place the pads for the thre e capacitors on the pc board, and use 0 ohm resistors to connect the 5 i/o (for the s12p) to the external circuitry. when the s12xep100 is used, the capacito rs will be populated and the 0 ohm resistors will not be populated. when populated, if the i/o signals are not needed, then the 0 ohm resistors can be eliminated and only the capacitors are needed for the s12xep100 boards. mcu 90 ps1/txd i/o ps1/ txd (sci) port s, i/o pin 1 is a general pur pose input or output pin. it can be configured as the receive pin txd of serial communication interface (sci). if used for iso9141 connect to pin 3, mtx. mcu 91 test input test must leave open. leave open mcu 92 pm5/sck i/o pm5/ sck (spi) port m, i/o pin 5 is a general purpose input or output pin. it can be configured as the serial clock input pi n for the serial peripheral interface (spi) when the spi is in slave mode and as a serial clock output when the spi is in master mode. analog 93 reset output reset output to mcu logic level reset signal used to reset the mcu when the watchdog circuit times out, during under-voltage condition on vcc, and for initial power up and power down. provides reset to mcu on pin 64. analog 94 injflt output injector fault logic level output to mcu indicating any fault in the injector circuit. analog 95 relflt output relay fault logic level output to mcu indicating any fault in the relay circuit. analog 96 ignflt output ignition fault logic level output to mcu indicating any fault in the ignition circuit. analog 97 injin input injector parallel input logic level parallel input from the mcu to control the injector driver output analog 98 rin input relay parallel input logic level parallel input to activate relay output, rout analog 99 lampin input lamp parallel input logic level parallel input to activate the malfunction indicator lamp output, lamp analog 100 ignin input ignition parallel input logic level parallel input from mcu controlling the ignition coil current flow and spark. - ep gnd ground substrate ground should be tied to the ground plane. connect to ground. table 4. mm912_p 812 pin definitions analog or mcu pin pin name pin function formal name description and recommendations
analog integrated circuit device data freescale semiconductor 13 mm912_p812 pin connections maximum ratings maximum ratings analog mc33812 parametrics the detailed mc33812 specific ations can be found in the mc33812 data sheet. see mc33812 . microcontroller s12p parametrics the detailed s12p specificatio ns can be found in the mc9s12p128 reference manual. see mc9s12p128 . table 5. mm912_p 812 maximum ratings all voltages are with respect to grou nd, unless otherwise noted. exceeding these ratings may cause a malfunction or permanent damage to the device. symbol rating value unit notes electrical ratings v esd1 v esd2 v esd3 v esd4 esd voltage human body model machine model charge device model (corner pins) charge device model 2000 200 750 500 v (11) thermal ratings t a t j t c operating temperature ambient junction case -40 to 125 -40 to 150 -40 to 125 c t stg storage temperature -55 to 150 c p d power dissipation (t a = 25 c) 1.7 w (14) t solder peak package reflow temperature during solder mounting note 13 c (12) , (13) r ja r jl r jc thermal resistance junction-to-ambient junction- to-lead junction-to-flag 75 8.0 1.2 c/w notes 11. esd testing is performed in accordanc e with the human body model (hbm) (c zap = 100 pf, r zap = 1500 ), the machine model (mm) (c zap = 200 pf, r zap = 0 ), and the charge device model (cdm), robotic (c zap = 4.0 pf). 12. pin soldering temperature limit is for 10 seconds maximum duration. not designed for immers ion soldering. exceeding these li mits may cause malfunction or permanent damage to the device. 13. freescale?s package reflow capability meets pb-free requirements for jedec standard j-std-020. for peak package reflow temperature and moisture sensitiv ity levels (msl), go to www.freescale.com, sear ch by part number [e.g. remove prefixes/suffixe s and enter the core id to view all orderable parts (i .e. mc33xxxd enter 33xxx), and review parametrics. 14. this parameter is guaranteed by design but is not production tested.
analog integrated circuit device data 14 freescale semiconductor mm912_p812 packaging packaging dimensions packaging packaging dimensions important: for the most current revi sion of the package, visit www.freescale.com and perform a keyword search on 98asa00371d. af suffix (pb-free) 100-pin 98asa00371d issue 0
analog integrated circuit device data freescale semiconductor 15 mm912_p812 packaging packaging dimensions af suffix (pb-free) 100-pin 98asa00371d issue 0
analog integrated circuit device data 16 freescale semiconductor mm912_p812 packaging packaging dimensions af suffix (pb-free) 100-pin 98asa00371d issue 0
analog integrated circuit device data freescale semiconductor 17 mm912_p812 references packaging dimensions references document url mc33812 datasheet ? http://www.freescale.com/files/analog/doc/data_sheet/mc33812.pdf mc9s12p128 reference manual ? http://www.freescale.com/files/microc ontrollers/doc/data_sheet/mc9s12p128.pdf sg187 selector guide ? http://www.freescale.com/files/microc ontrollers/doc/selector_guide/sg187.pdf sg1002 selector guide ? http://www.freescale.com/files/s hared/doc/selector_guide/sg1002.pdf application note an4388 ? http://www.freescale.com/files/analog/doc/app_note/an4388.pdf
analog integrated circuit device data 18 freescale semiconductor mm912_p812 revision history packaging dimensions revision history revision date description of changes 1.0 5/2012 ? initial release
document number: mm912_p812 rev. 1.0 05/2012 information in this document is provided solely to enable system and software implementers to use freescale products. there are no express or implied copyright licenses granted hereunder to design or fa bricate any integrated circuits on the information in this document. freescale reserves the right to make chang es without further notice to any products herein. freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particul ar purpose, nor does freescale assume any liability arising out of the application or us e of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. ?typical? parameters that may be provided in freescale data sheets and/or specifications can and do vary in differ ent applications, and actual performance may vary over time. all operating parameters, including ?typicals,? must be validated for each customer application by customer?s te chnical experts. freescale does not convey any license under its patent rights nor the rights of others. freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/freescale/docs/termsandconditions.htm freescale, the freescale logo, altivec, c-5, codetest, codewarrior, coldfire, c-ware, energy efficient solutions logo, mobilegt, powerquicc, qoriq, qorivva, starcore, and symphony are trademarks of freescale semiconductor, inc., reg. u.s. pat. & tm. off. airfast, beekit, beestack, coldfire+, co renet, flexis, magniv, mxc, platform in a package, processor expert, qoriq qonverge, quicc engine, ready play, smartmos, turbolink, vybrid, and xtrinsic are trademarks of freescale semiconductor, inc. all other product or service names are the property of their respective owners. ? 2012 freescale semiconductor, inc. how to reach us: home page: freescale.com web support: freescale.com/support

▲Up To Search▲

Price & Availability of MM912IP812AMAF

	To Download MM912IP812AMAF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .